![VHDL Programming: Design of Parallel IN - Parallel OUT Shift Register using D-Flip Flop (VHDL Code). VHDL Programming: Design of Parallel IN - Parallel OUT Shift Register using D-Flip Flop (VHDL Code).](http://3.bp.blogspot.com/-xle9r6mDSRM/UeYzqcafp1I/AAAAAAAAApI/LptsNotSgSQ/s1600/img7-17-2013-11.31.10+AM.jpg)
VHDL Programming: Design of Parallel IN - Parallel OUT Shift Register using D-Flip Flop (VHDL Code).
![Reversible Shift Register built from reversible master-slave D flip flop | Download Scientific Diagram Reversible Shift Register built from reversible master-slave D flip flop | Download Scientific Diagram](https://www.researchgate.net/publication/301882325/figure/fig4/AS:359250233708548@1462663338702/Reversible-Shift-Register-built-from-reversible-master-slave-D-flip-flop.png)
Reversible Shift Register built from reversible master-slave D flip flop | Download Scientific Diagram
electronics blog: FPGA VHDL 4 bit Serial to parallel shift register circuit and test bench comparison Xilinx spartan 3 Waveshare
![8.5 Registers - Introduction to Digital Systems: Modeling, Synthesis, and Simulation Using VHDL [Book] 8.5 Registers - Introduction to Digital Systems: Modeling, Synthesis, and Simulation Using VHDL [Book]](https://www.oreilly.com/api/v2/epubs/9780470900550/files/images/ch008-f028.jpg)